Publications

Explore our research contributions to top journals and conferences in nano-electronics, AI/ML, and semiconductor design.

IEEE holds the copyright for papers published in IEEE journals and conferences. Papers are accessible through the IEEE Xplore Digital Library.

Conference Papers

  • T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "STT-CMOS Hybrid Designs for Reverse-engineering Prevention,"IEEE Design Automation Conference, June 2016
  • R. Kuttappa, H. Homayoun, H. Salmani, and H. Mahmoodi, "Comparative Analysis of Robustness of Spin Transfer Torque based Look up Tables under Process Variations,"IEEE International Symposium on Circuits and Systems, May 2016
  • T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "Preventing Design Reverse Engineering with Reconfigurable Spin Transfer Torque LUT Gates,"IEEE International Symposium on Quality Electronics Design, March 2016

Journal Papers

  • R. Kuttappa, H. Homayoun, H. Salmani, H. Mahmoodi, "Reliability Analysis of Spin Transfer Torque based Look up Tables under Process Variations and NBTI Aging,"Elsevier Microelectronics Reliability Journal, March 2016
  • B. Ebrahimi, A. Afzali-Kusha, H. Mahmoodi,"Robust FinFET SRAM Design based on Dynamic Back-Gate Voltage Adjustment"Elsevier Microelectronics Reliability Journal, vol. 54, no. 11, November 2014
SFSU Logo

NeCRL

Nano-Electronics & Computing Research Laboratory at San Francisco State University focuses on designing reliable, energy efficient, high performance computing circuits in emerging nanotechnologies.

Quick Links

Contact Information

School of Engineering

San Francisco State University

1600 Holloway Avenue

San Francisco, CA 94132

necrlresearch@gmail.com

© 2025 Nano-Electronics & Computing Research Laboratory. All rights reserved.

San Francisco State University | School of Engineering